



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/739,839	12/20/2000	Yusuke Kawasaki	1080.1088/JDH	3883

21171 7590 11/30/2006

STAAS & HALSEY LLP
SUITE 700
1201 NEW YORK AVENUE, N.W.
WASHINGTON, DC 20005

EXAMINER

HENNING, MATTHEW T

ART UNIT	PAPER NUMBER
----------	--------------

2131

DATE MAILED: 11/30/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/739,839

Applicant(s)

KAWASAKI ET AL.

Examiner

Matthew T. Henning

Art Unit

2131

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 11 September 2006.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-36 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-36 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 10 March 2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

1 This action is in response to the communication filed on 9/11/2006.

2 **DETAILED ACTION**

3 ***Continued Examination Under 37 CFR 1.114***

4 A request for continued examination under 37 CFR 1.114, including the fee set forth in
5 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is
6 eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e)
7 has been timely paid, the finality of the previous Office action has been withdrawn pursuant to
8 37 CFR 1.114. Applicant's submission filed on 7/26/2006 has been entered.

9 ***Response to Arguments***

10 Applicants' arguments filed 9/11/2006 have been fully considered but they are not
11 persuasive.

12 Regarding applicants' argument that the system bus 40 is not "internally positioned", the
13 examiner does not find the argument persuasive. As addressed previously, the "arrows" of
14 Taguchi represent the transfer of information between the elements of Fig. 31, as can be seen in
15 Col. 21 Line 57 - Col. 22 Line 3. Furthermore, Taguchi disclosed that the system bus (element
16 160) interconnects the components in the secure protective enclosure 150, the storage means
17 161, and the I/O interface 162 (See Taguchi Col. 25 Lines 44-51, Col. 21 Lines 18-28, Col. 10
18 Lines 50-62, and Col. 9 Lines 49-65 especially lines 61-63). Because the system bus connects
19 the components of both the internal circuit and components external to the enclosure, the bus
20 "extends" both internally and externally to the enclosure. As such, the examiner does not find
21 the arguments persuasive. Additionally, the examiner notes the applicants' admission that the
22 bus of Taguchi is external to the enclosure 150.

Art Unit: 2131

1 Regarding applicants' argument that Taguchi did not disclose "a bus line... comprising an
2 externally extending portion extending externally of said internal circuit", the examiner does not
3 find the argument persuasive. This argument has been addressed on pages 2-3 of the office
4 communication dated 5/23/2006, and therefore will not be further addressed.

5 Regarding applicants' argument that Taguchi did not disclose the bus transferring both
6 address and data, the examiner has addressed this argument on page 2 of the office
7 communication dated 5/23/2006, and therefore will not address it further.

8 Regarding applicants' argument that there is no motivation to combine Taguchi and
9 Curran, the examiner has addressed this argument on pages 3-4 of the office communication
10 dated 5/23/2006, and therefore will not address it further.

11 Regarding applicants' arguments regarding the supposed deficiencies of Curran, one
12 cannot show nonobviousness by attacking references individually where the rejections are based
13 on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In*
14 *re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). In this case the limitation
15 argued against is obvious in the combination of Taguchi and Curran and therefore the argument
16 is not found persuasive.

17 Because the examiner does not find the arguments persuasive, the examiner has
18 maintained the previously presented prior art rejections in view of Taguchi and Curran.

1 Claims 1-36 have been examined.

2 All objections and rejections not set forth below have been withdrawn.

3 ***Claim Rejections - 35 USC § 103***

4 The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all
5 obviousness rejections set forth in this Office action:

6 *A patent may not be obtained though the invention is not identically disclosed or*
7 *described as set forth in section 102 of this title, if the differences between the subject*
8 *matter sought to be patented and the prior art are such that the subject matter as a*
9 *whole would have been obvious at the time the invention was made to a person having*
10 *ordinary skill in the art to which said subject matter pertains. Patentability shall not be*
11 *negated by the manner in which the invention was made.*
12

13 Claims 1-3, 6-22, and 25-36 rejected under 35 U.S.C. 103(a) as being unpatentable over
14 Taguchi et al. (U.S. Patent Number 5,915,025) hereinafter referred to as Taguchi, and further in
15 view of Curran et al. (U.S. Patent Number 4,525,599) hereinafter referred to as Curran.

16 Regarding claims 1, 11, 20, and 36 Taguchi disclosed an internal circuit (See Taguchi
17 Fig. 31 the Elements within Element 150) comprising a CPU executing programs (Element 151),
18 at least one internal device having a predetermined function (Elements 152-157) and a bus line
19 extending internally of the internal circuit (See connection from 153 and 154 to 160, and Col. 25
20 Lines 44-51, Col. 21 Lines 18-28, Col. 10 Lines 50-62, and Col. 9 Lines 49-65 especially lines
21 61-63) and connecting said CPU to said internal device (See connection from 151 to 153 and
22 154) the bus line comprising an externally extending portion extending externally of said
23 external circuit (See connection from 153 and 154 to 160, and Col. 25 Lines 44-51, Col. 21 Lines
24 18-28, Col. 10 Lines 50-62, and Col. 9 Lines 49-65 especially lines 61-63) and transferring an
25 address and data (See Col. 8 Lines 55-59), wherein said internal circuit includes at least one
26 internal memory as an internal device (See Taguchi Fig. 31 Element 155 and Col. 13 Paragraphs

Art Unit: 2131

1 2-4 wherein it is disclosed that the key supply stores keys and retrieves keys upon request.

2 Further see Taguchi Col. 2 Line 55 Col. 3 Line 55 wherein it was disclosed that processors had
3 cache memory).

4 Taguchi further disclosed an external circuit (Elements 161-166) provided externally of
5 the internal circuit and connected with the externally extending portion of said bus line (See all
6 elements below 160) and including at least one external device having a predetermined function
7 (Elements 161-166), wherein said external circuit includes at least one external memory as an
8 external device (See Taguchi Fig. 31 Element 161 and Col. 8 Lines 33-36 wherein it was
9 disclosed that the external storage was RAM (Random Access Memory)).

10 Taguchi also disclosed that the internal circuit comprises a ciphering section (Element
11 153) interposed at an entrance to an external side of said internal circuit (See connection from
12 153 to 160, and Col. 25 Lines 44-51, Col. 21 Lines 18-28, Col. 10 Lines 50-62, and Col. 9 Lines
13 49-65 especially lines 61-63) and ciphering the data on the bus line by ciphering patterns
14 according to a plurality of regions divided from an address space allotted to entirety of said at
15 least one external device (See Col. 8 Paragraph 5).

16 Taguchi further disclosed that the ciphering patterns include at least one pattern in which
17 neither the address nor the data is enciphered (See Taguchi Col. 14 Paragraph 1 and Col. 20
18 Paragraph 45-56 wherein the encryption being performed was a basic XOR and the encryption
19 keys were chosen randomly. In this case, that the random key could be a string of all zeros, and
20 XORing data with all zeros does not encrypt the data.)

21 However, Taguchi failed to disclose the ciphering of the address. Taguchi also failed to
22 specifically state that the processing means was provided with cache memory, but Taguchi did

Art Unit: 2131

1 imply that the cache memory was there (See Taguchi Col. 2 Line 55 Col. 3 Line 55). Further,
2 Taguchi failed to specifically disclose that the system bus comprised both an address bus and a
3 data bus.

4 Curran teaches that software can be protected from illegal copying by encrypting the
5 addresses of the data being accessed in order to provide a non-sequential ordering of the data in
6 memory as well as encrypting the data stored therein (See Col. 1 Paragraph 5 – Col. 2 Paragraph
7 1 and Col. 3 Paragraph 3).

8 Furthermore, it was well known in the art at the time of invention that processors
9 accessed data directly from cache memory and external storage, such as RAM, accessed the data
10 from the cache memory (See Taguchi Col. 2 Line 55 Col. 3 Line 55). It therefore would have
11 been obvious to the ordinary person skilled in the art at the time of invention to employ what was
12 known in the art at the time of invention to the processing system of Taguchi by storing data to
13 be input and output by the processing means in cache memory. This would have been obvious
14 because the ordinary person skilled in the art would have been motivated to decrease the access
15 time to the data. In this combination, illicit access to the data in the cache would be prevented
16 because the data sent out of the internal circuit from the cache would be encrypted (See Taguchi
17 Col. 8 Paragraph 5).

18 It was further well known in the art at the time of invention that busses comprised an
19 address bus, data bus, and control bus and therefore it would have been obvious to the ordinary
20 person skilled in the art for the system bus of Taguchi to incorporate all three as well.

21 It also would have been obvious to the ordinary person skilled in the art at the time of
22 invention to employ the teachings of Curran to the invention of Taguchi in order to encrypt the

Art Unit: 2131

1 addresses as well as the data on the external bus. This would have been obvious because the
2 ordinary person skilled in the art would have been motivated to further protect the software and
3 other data stored external from the data processor from illicit access.

4 Regarding claims 2 and 21, see the rejection of claim 1 and 20 above.

5 Regarding claims 3 and 22, Taguchi and Curran disclosed that the external circuit
6 includes a plurality of external devices (See Taguchi Fig. 31 Elements 161-166), and said
7 ciphering section performs ciphering using ciphering patterns according to said plurality of
8 external devices, respectively (See Taguchi Fig. 15).

9 Regarding claims 6 and 25, Taguchi and Curran disclosed that the ciphering pattern
10 determination means for recognizing a constitution of said external circuit and determining a
11 ciphering pattern of said ciphering section according to the constitution of said external circuit
12 (See Taguchi Col. 9 Paragraph 5 – Col. 10 Paragraph 1).

13 Regarding claims 7 and 26, Taguchi and Curran disclosed that the said ciphering section
14 ciphers the address and the data on said bus line by ciphering patterns according to the plurality
15 of regions divided from the address space allotted to the entirety of said no less than one external
16 device and according to application programs executed by said CPU (See Fig. 15 and Col. 8
17 Lines 55-63).

18 Regarding claim 8, Taguchi and Curran disclosed a deciphering section connected to the
19 externally extending portion of said bus line, and returning the ciphered address and the data on
20 the bus line to an address and data which are not ciphered (See Taguchi Fig. 31 Element 154 and
21 Col. 10 Lines 25-27).

1 Regarding claims 9 and 27, Taguchi and Curran disclosed ciphering pattern change
2 means for changing a ciphering pattern whenever a predetermined initialization operation is
3 carried out for one of the plurality of regions divided from the address space allotted to the
4 entirety of said at least one external device (See Taguchi Fig. 11, Fig. 13, and Fig. 15).

5 Regarding claims 10 and 28, Taguchi and Curran disclosed that the ciphering section
6 adopts a ciphering pattern in which ciphered data is changed according to the address, for one of
7 the plurality of regions divided from the address space allotted to the entirety of said at least one
8 external device, to thereby cipher the data (See Taguchi Fig. 11, Fig. 13, and Fig. 15).

9 Regarding claims 18 and 19, Taguchi and Curran disclosed that the internal circuit holds
10 a ciphering pattern adopted by said ciphering section (See Taguchi Fig. 31 Element 155), the
11 processing apparatus further comprises a tamper detection section detecting tamper, and
12 ciphering pattern destruction means for destroying the ciphering pattern held in said internal
13 circuit in response to tamper detection made by said tamper detection section (See Col. 9
14 Paragraph 2).

15 Regarding claim 29, Taguchi and Curran disclosed an internal circuit including a CPU
16 executing programs, at least one internal device having a predetermined function, wherein at
17 least one internal device is an internal memory (See Taguchi Fig. 31 and Col. 13 Paragraphs 2-4
18 wherein it is disclosed that the key supply stores keys and retrieves keys upon request); and a bus
19 line extending internally of the integrated circuit and connecting said CPU to said internal
20 device, extending externally of the integrated circuit (See Taguchi Fig 31 and Claim 1 rejection),
21 and an address bus and a data bus (See the rejection of claim 1 above), an external circuit
22 including at least one external memory as an external device storing information provided

Art Unit: 2131

1 externally of the externally extending portion of said bus line (See Taguchi Fig. 31 Elements 161
2 and 166) and transferring an address and data via the address bus and the data bus, respectively;
3 (See Taguchi Fig 31 and Claim 1 rejection); wherein said internal circuit has information rewrite
4 means for ciphering and rewriting at least part of the information stored in said external memory
5 in a predetermined initial operation (See Taguchi Fig. 13), to thereby prevent illicit access to the
6 internal memory via the external memory (See the rejection of claim 1 above).

7 Claim 30 recites that the predetermined initial operation is an initialization operation
8 when the power is first turned on. Taguchi disclosed checking for expiration of keys and
9 updating the keys and re-ciphering accordingly (See Taguchi Fig. 12 and Fig 13). It was
10 inherent that in order for proper key management, the expiration times were checked constantly,
11 or else the keys would have expired unknowingly. Therefore, it was also inherent that the
12 expiration times were checked upon power up, which constitutes an initialization procedure.

13 Regarding claims 12 and 31, Taguchi and Curran disclosed that the information rewrite
14 means generates a random number, and performs ciphering by adopting a ciphering pattern using
15 the generated random number (See Taguchi Col. 14 Lines 4-6).

16 Regarding claims 13-17 and 32-35, see Taguchi Col. 21 Paragraphs 5-6.

17 Claims 4 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over the
18 combination of Taguchi and Curran as applied to claims 1 and 20 respectively above, and further
19 in view of IBM (IBM Technical Disclosure Bulletin 19800601).

20 The combination of Taguchi and Curran disclosed the use of random number in
21 generating keys (See Taguchi Col. 14 Lines 4-6), but the combination of Taguchi and Curran
22 failed to disclose any information regarding times when the external bus was not being used.

1 IBM teaches that memory can be tested by generating random addresses, storing random
2 data to the random addresses, and then checking that the generated data and the stored data are
3 consistent.

4 It would have been obvious to the ordinary person skilled in the art at the time of
5 invention to employ the teachings of IBM in the combination of Taguchi and Curran in order to
6 test the memory when the external bus was not in use. This would have been obvious because
7 the ordinary person skilled in the art would have been motivated to ensure that the external
8 memory was working properly, thus ensuring data integrity.

9 Claims 5 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over the
10 combination of Taguchi and Curran as applied to claims 1 and 20 respectively above, and further
11 in view of Milhaupt et al. (U.S. Patent Number 5,706,445) hereinafter referred to as Milhaupt.

12 The combination of Taguchi and Curran disclosed the use of a processor and a separate
13 encryption circuit (See Taguchi Fig. 31), but failed to disclose using separate clocks with the
14 encryption clock being set at a higher frequency than the processor clock. However, Taguchi
15 and Curran did disclose that when encrypted software was input to the system at the CD-ROM
16 drive (See Taguchi Fig. 31) the decryption means had to decrypt the software and then the
17 encryption means had to encrypt the software and store the software in memory before the
18 processor could access the software (See Taguchi Col. 10 Paragraph 1).

19 Milhaupt teaches that reducing the clock rate to the processor during times when the
20 processor is not being used can dramatically reduce the power consumed by a processor.

21 It would have been obvious to the ordinary person skilled in the art to employ the
22 teachings of Milhaupt in the combination of Taguchi and Curran in order to modulate the clock

Art Unit: 2131

1 to the processor. This would have been obvious because the ordinary person skilled in the art
2 would have been motivated to reduce the power consumed by the data processor while the
3 processor was idle and waiting for the software to be re-encrypted and stored in memory.

4
5
6
7
8 *Conclusion*

9 Claims 1-36 have been rejected.

10 Any inquiry concerning this communication or earlier communications from the
11 examiner should be directed to Matthew T. Henning whose telephone number is (571) 272-3790.
12 The examiner can normally be reached on M-F 8-4.

13 If attempts to reach the examiner by telephone are unsuccessful, the examiner's
14 supervisor, Ayaz Sheikh can be reached on (571) 272-3795. The fax phone number for the
15 organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2131

1 Information regarding the status of an application may be obtained from the Patent
2 Application Information Retrieval (PAIR) system. Status information for published applications
3 may be obtained from either Private PAIR or Public PAIR. Status information for unpublished
4 applications is available through Private PAIR only. For more information about the PAIR
5 system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR
6 system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would
7 like assistance from a USPTO Customer Service Representative or access to the automated
8 information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

9
10
11
12
13
14
15 Matthew Henning
16 Assistant Examiner
17 Art Unit 2131
18 11/22/2006


AYAZ SHEIKH
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100